module key(clk_out3,rst,key_in[1:0],key_out{1:0});
always @(posedge clk_out3)
begin

end
endmodule
